M.A. Breslin Logical Design

.

UNIVAC III

Data Interface for I/0

The attached charts indicate the word formats used for communication between the memory and I/O devices. Chart I is the read information and Chart 2 is the write information. The read information in CCSC that is indicates available only when SCR is read.

M.A. Breslin

MAB/ne 11/25/60

Rev. A 11/21/60

Chart	I

Time	<u>CCSTb</u>	CCSCb	CC SC Kb
: .	3 2 1	4 3 2 1	4 3 2 1
TP4 5 6 7 8 0 1 2 3	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$24^{x} 23^{x} 22^{x} 21^{x}$ $04. 03 02 01$ $08 07 06 05$ $12 11 10 09$ $16^{x} 15 14 13$ $20^{x} 19^{x} 18^{x} 17^{x}$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
	From CP Register to HST State Reg.	From CF Register to	From CP Register to GP Slitic Reg.

Chart 2

2345678012

HS	_o CP		CRI	3b			CM	Gb		
3	2	1	4	3	2	1	4	3	_2	1
13 14 15 16	07 08 09 10	01 02 03 04	04 08	03 07	02 06	01 05	19 20	13 14	07 08	01 02
17 18 19 20 21	11 12 22 26 27	04 05 06 23 24 25	12 16 20 24 X	11 15 19 23 27	10 14 18 22 26	09 13 17 21 25	21 22 23 24 25	15 16 17 18 27	09 10 11 12 26	03 04 05 06 X
	m HST te Reg			on AR					Choose Regist	

sevente - stal alem

a states a caracterita se

M.A. Breslin Logical Desing

Univac III Instruction

Binary Code	Octal Code	Description	CVRG	Single wcrd time (usec) **
<u>Bits</u> (20-15)				
Skip console	instruction)S		
000 000 000 001 000 010	00 01 02	Skip Typewriter → ARi (m') → Typewriter ARi select	00 01	9.0 9.0
000 011	03	character (m') ⇒ Display	02 03	9.0 9.0
Control Inst	ructions			
000 100 000 101 000 110 000 111	04 05 06 07	(MAC) → m' (TCWR) → m' m' → CC m' +1 CC,CC+1 → m'	63 05 49 07,68	13.5 13.5 4.5 13.5
Information	Transfer Ins	structions		
001 000 001 001 001 010 001 011	12	$(ARi) \rightarrow (m')$ $-(ARi) \rightarrow (m')$ $(m') \rightarrow ARi$ $-(m') \rightarrow ARi$	48 11,48 18,28,59 13,18,28,59	9.0 9.0 9.0 9.0
Logical Oper	ations			
001 100 001 101 001 110 001 111	14 15 16 17	Extract $(m!) \rightarrow (ARi)$ (ARi) $(m!) \rightarrow ARi$ (ARi) $(m!) \rightarrow ARi$	14,59 15,18,59 16,59	13.5 9.0
Arithmetic 1	Instructions			
010 000 010 001 010 010	20 21 22	(m') (ARi) \Rightarrow ARi, Decimal -(m')+(ARi) \Rightarrow ARi, Decimal (m')+ (ARi) \Rightarrow ARj (m') +(AR1,AR2) \Rightarrow AR3,AR4,	8,18,59 8,18,29 8 ,9,29	9.0 9.0 9.0 13.0
010 011	23	$-(m') + (ARi) \rightarrow ARj$ $-(m') + (AR1, AR2) \rightarrow AR3, AR4,$ Decimal	8,9,29	9.0 13.5

Binary Code	Octal Code	Description	CVRG	Single word time (usec)
010 100 010 101 010 110	24 25 26	$(m')+(ARi) \rightarrow ARi$, Binary - $(m')+(ARi) \rightarrow ARi$, Binary $(m')+(ARi) \rightarrow ARj$ $(m')+(AR1,AR2) \rightarrow AR3$, AR4 Bin.		9.0 9.0 9.0 13.5
010 111	27	$-(m')+(ARi) \rightarrow ARj$ $-(m')+(AR1,AR2) \rightarrow AR3, AR4,Bin.$		9.0 13.5
011 000 011 001	30 31	$(AR1)(m!) \rightarrow AR2, AR3$ $(AR1,AR2)/(m!) \rightarrow AR1$ (Remainder) & AR2 (Quotient).	30 31	54-1 39.5 76.5-162
011 010 011 011	32 33	#Double Precision Multiply #Double Precision Divide		
Compare Inst	ructions	·		
011 100 011 101 011 110 011 111	34 35 36 37	#Floating Point Add #Floating Point Subtract #Floating Point Multiply #Floating Point Divide		
Shift Instru	ctions			
100 000 100 001 100 010 100 011 100 100 100 101 100 110 100 111	40 41 42 43 44 45 46 47	Right Decimal Shift Left Decimal Shift Right Alphabetical Shift Left Alphabetical Shift Right Binary Circular Shift #Convert Floating to Fixed Dec #Convert Fixed to Floating Dec		18* 13.5* 21.5* 13.5* 18-27***
Index Regist	er Instruct:	ions		
101 000 101 001 101 010 101 011	50 51 52 53	$(IR') \rightarrow m'$ $(m') \rightarrow IR'$ $(m')+(IR') \rightarrow IR'$ $IR Modifier+(IR') \rightarrow IR'$ $(IR'):(m') 10-24;$	50 51,58 52,58 53	13.5 13.5 13.5 18.0
101 100 101 101 101 110 101 111	54 55 56 57	(ARi:(m') 1(ARi)1:(m') (ARi:ones):(m'zeros) (ARi ones):(m'ones)	8,39 8,39,55 8 8,57	9.0 9.0 9.0 9.0
Flip-Flop In	structions			
110 000 110 001 110 010 110 011	60 61 62 63	Test FF ARi Reset FF ARi Set FF ARi	60 61 62	9.0 9.0 9.0

Binary Code	Octal <u>Code</u>	Description	CVRG	Single word time (usec)
110 100 110 101 110 110 110 111	64 65 66 67	Test FFm Reset FFm Alert Keyboard	64 65 66	9.0 9.0 9.0

Input-Output, Special Data Editing Instructions

111 (000	70	Initiate Input-Output	70	13.5
111 (001	71	Expand (ARi) → m'		58.8
111 (010	72	Compress (m¹) → ARi		58.8
111 (011	73	Zero Suppress (m') - ARi	73	9.0
111 -	100	74	Translate 90 Column Card Code		18.0*
			to machine code (m¹) → ARi		
111 .	101	75	Translate Machine Code		18.0*
			to 90 Column Card Code (m') → AR:	i	
111 .	110	76	##Real Time Clock → AR4	76	
111 -	111	77	Stop and Transfer	49,77	9.0

** Add 4.5 usec for each additional word in operand Except where marked*:

Time for 2 word shifts:	40 if shift > 6, 18 ; ≤6, 31.5 41 if shift > 6, 13.5; ≤6, 27 42 if shift > 4, 22.5; ≤4, 49.5 43 if shift > 4, 13.5; ≤4, 40.5
*** Shift times for instr.	44 if shift $n \le 7$, 18 7 < $n \le 16$, 22.5 16 < n , 27.0

For 90 Col. translates, add 13.5 usec for each additional word. For recomplement, add 4.5 usec/word. For indirect addressing, add 4.5 usec/level. Field selection same time as indirect addressing. #Reserved for programmed subroutines via "Invalid" Op code interrupt. ## Optional

Ma**B/ne** 11/18/60

Function Table Signal List - Univac III Central Processor

FTS.	Polarity	Print	Description
100	+	138	Address I.R. output
101	+	138	Address MAC output
102	+	138	CMMB >> CMAS
103	+	138	CCR -> CMAM
104	-	143	1111 → CMAM .
105	+	138	CMD → CMAS
106	+	014	Address IR input
107	+	138	Address MAC input
108	+	138	CMMB → CM ⁺
109	+	138	CMAF → CMS
110	+	012	CCR -> CAAS
111	+	012	CRB → <u>CAAM</u>
112	+	015	$CCR \rightarrow CAAM$
113	+	015	CCR -> CAAS
114	+	012	$2 \times CCR \rightarrow CAAS$
115	+	012	Decimal Correction in CAC
116	+	012	Check CACO
117		015	Check Zeros → CAAS
118	-	015	Binary Zeros → CAAM
119	+	013	CRB → CAAS
120	+	012	$CACQ \rightarrow CR$
121	1 +	138	10^{-1} CMW \rightarrow CMW
122	+	009	$CCR \rightarrow CRA$
123	+	012	Clear CR ₁
124	+	012	CR ₂
125	+	012	CR ₂
126	+	012	CR
127	+	009	CMR → CRÃ
128	+	013	Address CRA as input
129	+	013	Address CRA-1 as input
130	+	142	$U2BCP \rightarrow CMW$
131	+	142	$HS2CP \rightarrow CMW$
132	+	142	CMWG1 → CMW
133	+	142	CMWG2 → CMW
134	+	142	3 → CMW
135	+	142	4 → CMW
136	+	142	5 → CMW
137	+	142	$6 \rightarrow CMW$
138	+	142	$7 \rightarrow CMW$
139	+	142	8 → CMW
140	+	012	$CMR \rightarrow CCS$
141	+	012	$CMR \rightarrow CCR$

FTS.	Polarity	Print	Description
142	-	012	Clear CCS
143	-	014	Clear CCR
144	-	014	Binary Zeros → CCR
145	-	009	Binary Zeros → CCR 25 → 28
146	+	014	10^{-1} CCR \rightarrow CCR
147	-	015	$CRB \rightarrow CCR 25 - 28$
148	+	142	$CMWG_n$, U_2BCP , $HS2CP \rightarrow CMW$
149	+	142	$CMWG_n \rightarrow CMW$
150	+	009	$CMR \rightarrow CCSFB$
151	+	009	Clear CCFSB
152		128	Inhibit CMD - CMS
153	44 1	128	Inhibit $CMD \rightarrow CMS$.
154		143	$-1 \rightarrow \text{CMAF}_4$
155			ava - 010/01/04
156	+	110	$CMS \rightarrow CMMONO1$
157	+	110	$CMS \rightarrow CMMONO2$
158	+	110	03
159	÷	110	04
160	+	110	05
161	+	110	06
162	+	110	07 08
163	+	110	08
164	+	110	10
165	+	110	11
166	+	110 110	12
167 169	+	110	13
168 169	+ +	110	14
170	+	110	15
170	+	139	Clear IR 01
172	; +	139	02
173	, +	139	03
174	+	139	04
175	+	139	05
176	+	139	06
177	+	139	07
178	+	139	08
179	+	139	09
180	+	139	10
181	+	139	11
182	+	139	12
183	+	139	13
184	+	139	14
185	+	139	15
186	+	010	Divide - Stage 1 FF
187	+	010	Divide - Stage 2 FF
188	+	012	CMMONO2 → CCFSB
189	+	013	$CCFB5-9 \rightarrow CCFSB0-4$

FTS.	<u>Polarity</u>	Print	Description
190	+	013	CCFSB+1 → CCFSB
191	+	013	$CCFSB-1 \rightarrow CCFSB$
192	+	012	CMM0102 → CCFSB9
193	+	011	$CCQ \rightarrow CR12 - 42$
194	+	011	$CR12 - 42 \rightarrow CCFSB$
195	+	010	$1\text{ER}_n 1 \rightarrow 1\text{ER}_n$
196	+	010	$CRA_{11}^{-}-41 \rightarrow CCQ$
197		010	$\begin{array}{cccccccc} CCQ & \pm 1 \rightarrow CCQ \\ TED & 1 \rightarrow TEEN \end{array}$
198	+	010	IER _n -1 → IEEN Multiply FF
199	+	010	Clear SCR 1
200	+	139	2
201	+	139 139	~ 3
202	+ +	139	4
203	+	110	$CMS \rightarrow CMMATR 1$
204	+	110	2
205	+	110	3
206	+	110	4
207 208	+	143	CCSC → CMMATR 1
208	+	143	$CCSC \rightarrow 2$
210	+	143	CCSC → 3
211	+	143	CCSC → 4
212	-	141	+2 → CMA
213	+	141	UA → CMA
214	+	138	$-CCR \rightarrow CMAM$
æ15	+	015	Reset FF AR _m
216	+	015	Test FF ARm
217	+	015	Set FF AR "
218	+	015	Reset FF AR
219	+	015	Test FF AR
220			
221			
222	+	140	CCSC → CMMONO3
223	+	140	04
224	+	140	05
225	+	140	06
226	+	140	07
227	+	140	08
228	+	140	09
229	+	140	10
230	+	140	11
231	+	140	12
232	+	140	13
233	+	140	14 15
234	+	140	Address CRA as Output
235	+	013	Address CRA+1 as Output
236	+	013 013	Address CRA+1 as Output
237	+ +	013	Address CRA+2 as Output Address CRA+3 as Output
238	т		nuaroso ouno ao ouopuo

FTS.	Polarity	Print	Description
239 240 241 242 243 244 245	+ - + + + + +	015 015 015 015 015 015 138	Detect = on IR. comp. Set = FF Reset = FF Set >,< FF Set >,< FF CCFSB \rightarrow CMS CMS \rightarrow CMS
246 247 248 249 250 251 252	+ + +	087 013 014 015	CCS → Display Address SCR from CRA 2-1 CCR → CCR Set Standby Unavailable FF AR
253 254 255 256 257 258	+	014	$CCR_{01} \rightarrow CCR_{25}$
259 260 261 262 263	+ + - -	011 009 015 011 015	Check CCQ $CCR \rightarrow CVR$ Inhibit CCR ₀₁₋₀₄ \rightarrow CCR ₂₅₋₂₈ Clear to Decimal Zeros CCFSB ₆₋₉ CCFSB \rightarrow CAAS
264 265 266 267 268	+ + + +	015 015 009 009 009	$-(CCR_{25}) \rightarrow CR$ -(CR_{25}) $\rightarrow CMW_{25}$ CRA $\rightarrow CMMA$ CMR $\rightarrow CMMA$ Clear CMMA
269 270 271 272 273	, + + +	014 014 014	$CMAF \rightarrow CMW$ $CRB \rightarrow CMW$ $CCR \rightarrow Typewriter$
273 274 275 276 277 278 279 280 281 282 283 284 283 284 285 286	+ +	014 014	Typewriter → CCR Real Time Clock → CCR
287			

-4-

FTS.	Polarity	Print	Description
288			
289			
290			
291	+	013	Binary Zeros = Decimal Zeros.
292			
293			
294		_	
295	+	010	$CACO \rightarrow CCFSB \rightarrow CR$
296	+	011	$CCFSB \rightarrow CR12-42$
297	+	012	$CRAK \rightarrow CMAK.$
298	+	014	CMAK → CMS.
299	-	014	Binary Zeros → CMW 20-24

Polarity indicates the voltage level of the signal when the machine is in the General Clear condition. Minus is -3 volts, + is Ground.

Index Register Assignment

IR	Priority	MAC
01 02	01 02 03	CC MAR U III A
03 04 05	04 05	U III B G.P1
06	06 07	2
07 08	08 09	2 4 5
09 10	10 11	6 7
11 12	12	8 U II
13 14	13 14	U III C U III D
15	15	O TTT D

MAB/ne 11/16/60

.

M.A. Breslin Logical Design

Connector Format - INIVAC III

Univac III has 11 thirty-four (34) pin connectors for logical signals only. These are alloted as follows:

3 for the Memory 8 for the General Purpose Channels. The format for these connectors is attached. For logical prints refer to DX 144-153.

M.A. Breslin

MAB/ne 11/23/60

Rev. B - 11/21/60

Thirty For Pin Connector

<u>Pin</u>	<u>Title</u>	Description	<u>Polarity</u>
01	CCSGn1	Read Character 1	+
02	CCSG _n 2	Read Character 2	+
03	CCSGn3	Read Character 3	+
04	CCSGn4	Read Character 4	+
05	CSGGn	Memory Granted	+
06	SPAR		
07	CFEGn	Lockout	+
08	CMEGn	Memory Error	+
09	-CTPGn	Cycling Unit Start (T3)	-
10	SPARe	• •	
11	SPARe		
12	SPARe		
13	SPARe		
14	CMWGn1	Write A/N Character 1	+
15	CMWGn2	Write A/N Character 2	+
16	CMWGn3	Write A/N Character 3	+
17	CMWGn4	Write A/N Character 4	+
18	CMRGn	Memory Request	-
19	-CMVG _n	Instruction	+
20	CMMWGn	Memory Write	+
21	SPARe		
22	CFOIGRn	Set Instruction Interlock FF	
23	-CF02Gn	Set Program Interrupt FF	-
24	-CFO3Gn	Set ReRead Error FF	-
25	-CFO4G _n	Set Out of Paper FF	
26	-CF05Gn	Set Reissue/Fault FF	-
27	-CR8Gn	80 Column Card Equipment	+
28	-CLTG _n	Printer, Paper Tape or Translate	
		Instruction	+
29	-CR9Gn	90 Column Card Equipment	+
30	-CCR20Gn	20th Call	+
31	-CCROGn	Rows 9-4	+
32 -	SPARE		
33	SPARE		
34	SPARE		

Polarity indicates the:

Voltage on output of cable driver when signal is desired.

<u>Pin #</u>	<u>Connector #1</u>	<u>#2</u>	<u>#3</u>
01	CMR01	-CMWO1C	-CMSOO
02	02	-CMWO2C	01
03	03	-CMW03C	02
04	04	-CMW04C	03
05	05	-CMW05C	04
06	06	-CMW06C	05
07	07	-CMW07C	06
08	08	-CMW08C	07
09	09	-CMW09C	08
10	10	-CMW10C	09
11	11	-CMW11C	10
12	12	-CMW12C	11
13	13	-CMW13C	12
14	14	-CMW14C	13
15	15	-CMW15C	CMSW1
16	16	-CMW16C	R1
17	17	-CMW17C	W2
18	18	-CMW18C	R2
19	19	-CMM19C	Spare
20	20	-CMW2OC	Spare
21	21	-CMW21C	Spare
22	22	-CMW22C	Spare
23	23	-CMW23C	Spare
24	24	-CMA24C	Spare
25	25	-CMW25C	Spare
26	26	-CMV26C	Spare
27	27	-CMW27C	Spare
28	28	Spare	Spare
29	CMAE1	Spare	Spare
30	2	Spare	Spare
31	CMAEI	Spare	Spare
32	2	Spare	Spare
33	ørar _e	Spare	Spare
34	SPARe	Spare	Spare

--3-